Introduction
Resonant Inverters are most commonly used because they provide sinusoidal waveforms with lower harmonics and less EMI problems. A large number of topologies have been developed in this area which can be divided into singlephase and multi-phase structures. Three-phase resonant inverters are widely used in industrial applications. Such applications include high power DC-DC converters, contact-less power transfer systems and multi-phase induction heating systems [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] .
In comparison with single-phase resonant inverters, the three-phase inverters have a smaller input filter and higher power density. Moreover, the load currents and output voltages have less distortion due to third order harmonics elimination for three-wire structures. Hence, the three-phase resonant inverters have better sinusoidal waveforms in low quality factors (Q<5) which is important in traveling wave induction heating systems [9] . Three-phase current-fed parallel resonant inverters are widely utilized in high voltage and high power DC-DC converters; because they provide higher boosting ratio and they have no current sharing problems. The current source inverters have limited control methods but they are less affected by input voltage ripples and they have short-circuited protection capability [13] [14] [15] [16] [17] [18] [19] [20] . Figure 1 shows two possible topologies for three-phase current source parallel resonant inverters with threewire connection.
Conventionally, PDs measure the phase difference between the voltage and the current of a single resonant tank [21] [22] [23] [24] [25] . Hence, a conventional PLL is applicable when the three resonant tanks have a same resonant frequency. However, designing the three resonant tanks without tolerance and frequency deviation is practically impossible. This paper shows that the three-phase current source topologies are sensitive to the tolerances and the systems are unbalanced under no-load and light-load conditions. In addition, the switching losses, DC-link current ripples and voltage stress are increased. The proposed PD tracks the average value of the resonant frequencies that reduces the DC-link current ripples and voltage stress over the switches S 1 -S 6 .
In a conventional tuning loop, the current of resonant tank is measured for phase error detection. In the new PLL, voltages of the low-side switches are the inputs of the PD and there is no feedback from the output currents. Thus, there is no Current Transformer (CT) or Hall Effect sensor for current sensing, which makes the system simple, more reliable and cost effective. The dynamic behavior of the new tuning loop is simulated in steady state and transient conditions. The proposed PD has similar structure for the two topologies, as shown in Figure 1 . For simplicity, the laboratory prototype is implemented based on the half-bridge inverter. Figure 2 shows the half-bridge topology with a star-connected resonant tank. The performance of the resonant inverter tuning is similar for the half-bridge and fullbridge inverters. In the both cases, each switch conducts 120 degrees to achieve Zero Voltage and Zero Current Switching (ZVZCS) at the resonant frequency. The half-bridge inverter has asymmetrical current injection while the full-bridge inverter has symmetrical current injection.
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Figure 2
The half-bridge inverter with star-connected resonant tank Figure 3 shows the three-step operation of the half-bridge inverter where each switch conducts for 120 degrees of the switching period. Each switch is connected in series with a blocking diode to prevent the internal body diode of the switches from short circuit. Operation of the inverters is investigated with and without the tolerances as follows: Figure 4 shows per-phase equivalent circuit of the resonant inverter and R is the per-phase load resistance. According to 120 0 conduction, the I s1 and voltage of S 1 are shown in Figure 5 for the full-bridge and half bridge topologies at the resonant frequency. For the both topologies, the peak voltage of the switches is the amplitude of the phase-phase voltage or V m . The DC-link voltage, V in , of the two topologies is 50 V. As seen from Figure 5 (b), the injected current of the fullbridge inverter has no third order harmonics. Hence, the inverter have lower THD of current for low quality factor operations (Q<5), in comparison with singlephase topologies [14] [15] [16] [17] [18] [19] [20] .
The quality factor of the parallel resonant load is derived by equation (4) . For the half-bridge topology, the injected current has second order harmonics and is suitable for high quality factor operations. In addition, the half-bridge topology is useful for high boosting ratio converters, as shown in equation (2).
Figure 4
Single-phase equivalent circuit of the resonant tank and the inverter Let's consider that the switching frequency of the inverter is greater (or smaller) than the resonant frequency. Hence, there is a phase difference, β, between the injected current, I
s , and voltage of the tank circuit. Figure 6 shows the phase plot of a parallel resonant tank with quality factor of10 and resonant frequency of 25 kHz. The phase plot represents the phase difference β between the injected current I s and the resonant tank voltage for different switching frequencies. (2), the peak value of the phase-phase voltage, V m , is rewritten as follows:
Voltage of S1 (Volt) Forthe full-bridge topology, the equation (5) is rewritten as follows:
Operation with the Tolerances
Let's consider that each resonant tank has different parameters (different L r and C r ). Hence, the frequency deviation Δf caused by the tolerances is derived as follows:
Figure 8(a) and Figure 8(b) show the phase plot of the three parallel resonant tanks with quality factors of 10 and 2, respectively. The frequency deviations for the resonant tanks1 to 3 are assumed to be 0%, +3% and -3%, respectively. The average value of the three resonant frequencies (f r1 , f r2 and f r3 ) is 25 kHz. According to equation (2) , the phase-phase voltages of the resonant tanks are derived by solving the equations (7) through (9): L 2 and L 3 ). According to Figure 2 , the V m1 , V m2 and V m3 are equal to the following values: Figure 9 shows the phase-phase voltages of the full-bridge inverter with frequency deviations. In this figure, the resonant frequencies, f r1 , f r2 and f r3 are 25 kHz, 26.5 kHz and 25 kHz, respectively (+6% deviations for f r2 ). The quality factor of each resonant tank is approximately 20 and the DC-link voltage, V in , is 50 V. In Figure  9 (a), a conventional PLL tracks the resonant frequency of f r2 at steady state condition, hence the switching frequency is 26.5 kHz. (b) the switching frequency is 25.5 kHz Figure 9 (b) shows the phase-phase voltages of the full-bridge inverter with the same tolerances. In Figure 9 (b), the PLL tracks the average value of the three resonant frequencies, 25.5 kHz, by using the proposed PLL.
Comparing Figure 9 (a) and Figure 9 (b), it can be concluded that the voltage stress of the inverter is reduced by 20% when the switching frequency is equal to the average value of the resonant frequencies, 25.5 kHz. Hence, for high quality factor (or light-load) conditions (Q>5), the voltage stress of the inverter is significant when the resonant inverter tuning is based on single-phase tuning or conventional PD's.
It can be proven that the minimum value of the voltage stresses occurs when the equation (13) is satisfied. The equation (13) shows a condition that the switching frequency is set to the average value of the resonant frequencies. In the next section, this condition and the performance of the proposed PLL are described in more details. 
Without loss of generality, consider that the switching frequency of the inverter is tuned by using a conventional PLL that tracks the resonant frequency of f r1 . Regarding equations (10) through (13), there is extra voltage stress. The extra stress is maximum for nonsymmetrical tolerances (e.g. ±0 %, ±0 % and ±6 %), and is minimum for symmetrical tolerances (e.g. +3%, -3% and ±0%). The voltage stress increases the current ripples of the DC-link inductor and decreases the net efficiency. The extra voltage stress is suppressed by using the proposed method, which satisfies the equation (13) . Figure 10 shows the stress reduction (in percentage) of the proposed technique for different quality factors and for nonsymmetrical and symmetrical tolerances. Figure 11 shows the voltage of the DC-link inductorwhen the full-bridge inverter is tuned by the conventional and proposed methods at quality factor of about 10 and nonsymmetrical tolerances. Regarding Figure 10 and Figure 11 , the DC-link ripples are more affected by the voltage stress for a specific quality factor and frequency deviation. Forlow quality factors, the system approximately works like a balanced threephase system because the phase deviations are negligible, see Figure 8 (b) and equation set (10) . However, the switching frequency should be equal to the average value of the resonant frequencies to minimize the switching losses, negative sequences and DC-link current ripples.
The Proposed Resonant Inverter Tuning
PLL circuit consists of a Voltage Controlled Oscillator (VCO), Phase Detector (PD) and a Loop Filter (LF). There are three important parameters for a PLL circuit: VCO's gain K V , center frequency f c and LF parameters [25] . In this paper, the LFs are RC filterswith time constant of τ.
A three-phase PD is proposed which only uses the voltage of the switches and has no current sensor in the tuning loop. The PD directly connects to LF units to build a Multiplier PD mode [23] [24] [25] . To construct the three-phase PD, voltages of S 1 , S 2 , and S 3 (V S1 , V S2 and V S3 ) are passed through comparators and then connected to a logic circuit to produce the phase error signals. According to comparators, the voltage of the switches are saturated in both positive and negative values to produce V S1+ , V S1-, V S2+ , V S2-, V S3+ and V S3-. Figure 12 (a) shows waveforms of V S1 , V S1-and V S1+ when the inverter works at over the resonant frequency. Figure 12 Regarding Figure 12 , the phase differences (β 1 , β 2 and β 3 ) aresimplyproduced by using AND gates. For instance, to produce the β 1 when the inverter works at over the resonant frequency (or β 1 < 0),V S1-and V S3+ are the inputs of the AND gate, see Figure 12 (b).
-227 - Equation (14) shows the relationships between β 1 and voltage of the switches. The output of the AND gates are passed through Loop Filters (LF) to remove high frequency components. x V &V ,
To produce the three-phase PD signals, there are six AND signals,x 1 … x 6 , which are implemented to produce the phase differences as follows:
According to (15) and Figure 12 , the output of phase detector, α is derived as follows: Figure 13 shows the proposed PD circuit with VCO and LF units. To analyze the performance of the PLL, the phase plot of thetank circuits must be linearized at their resonant frequencies as follows [21] [22] [23] .
The K β1 , K β2 and K β3 are the slope of the phase curves near their resonant frequencies in rad/Hz. According to Figure 8 and considering that the deviations are below 3%, theslopes are similar for |β i |<30 0 . Figure 13 The proposed three-phase PD with VCO and LF units
By designing a proper PI controller, αis close to zero at steady state condition. According to (20) , the proposed PLL tracks the average value of the resonant frequencies. As seen from Figure 14 , the output of the PD is passed through the PI controller. The output of the controller is connected to the VCO unit. According to Figure 12 and equation (16), it is worth noting that the high frequency component of the proposed PD is six times the switching frequency (or three times the conventional PD's) [21] [22] [23] [24] [25] . Therefore, the proposed method has fast dynamics and the tuning process occurs in less cycles.
Due to three-pulse and six-pulse operation of the half-bridge and full-bridge inverters, the center frequency of the PLL must be close to three times and six times of the resonant frequency. Figure 14 shows the switching sequences for 120 0 conduction mode for full-bridge and half-bridge topologies. Finally, the output of the VCO is connected to a sequential circuit to produce the proper switching sequences. Table 1 . Figure 15 (a) shows the voltage of S 1 and the PLL dynamics at start-up. Figure 15 (b) shows output signal of the phase detector controller (or input signal of the VCO unit) at start-up. In these figures, the center frequency f c of the PLL is 65 kHz, which is approximately three times the resonant frequency. According to the resonant frequency, the final frequency of the VCO unit is close to 66 kHz.
In this simulation, the tolerances are less than 3% and the average value of the resonant frequencies is about 22 kHz. The parameters of the PI controller are set to achieve better dynamics. This simulation is done without power regulator. However, by using a power regulator, the voltage stresses of the switches are significantly reduced at start-up,as in [24] . As seen from Figure 15 , the output voltage of the controller has three steps for each switching period, which is three times faster thanconventional PD's [21] [22] [23] [24] [25] . 
Experimental Results
A half-bridge inverterwas built and the performance of the inverter with the new PLL was investigated with operating frequency of 22 kHz. As mentioned, the structure of the PDis similar for the full-bridge and half-bridge inverters and the half-bridge topology is implementedfor simplicity. The parameters of the inverter and the PLL are listed in Table 2 . In this prototype, the quality factor of the resonant tanks is investigated for 20 and 3. The quality factor of 20 is considered for the no-load condition. The center frequency of VCO is about 65 kHz for operating frequency of about 22 kHz.
Tolerance of theresonant inductor, L r , is less than 1% and the resonant capacitors are metalized polypropylene film capacitor with maximum tolerance of 5%. Therefore, according to (6) , the maximum frequency deviationis less than 3% for each resonant tank. In this prototype, the equivalent load resistances are in series with resonant inductors for mentioned quality factors. Figure 16(a) shows the performance of the new PLL at start-up condition. In this figure, the PLL's center frequency is 65 kHz, which is approximately three times the average value of the resonant frequencies. The steady state switching frequency (or averaged value of three resonant frequencies) is about 22 kHz at quality factor of 20.
-231 - The PI controller of the PLL circuit is designed to achieve minimum phase error at steady state condition while the transient response is suitable. The optimum parameters of the PI controller are listed in Table 2 . Figure 16 (b) and (d) show the gating signals and the voltage of the switches at quality factor of about 3 with 3% deviation. Figure 16 (c) shows resonant tank current connected to S 1 at the quality factor of 3 and output power of about 50 W. Figure 17 shows the laboratory prototype of the current source parallel resonant half-bridge inverterwith the resonant inductors and capacitors. 
Conclusion
In this paper, a new PLL circuit is proposed for three-phase current source parallel resonant inverters. The new PLL tracks the average value of three resonant frequencies according to the new phase detector performance. This helps to achieve less voltage stresses on the switches and lower distortions in DC-link current. The PLL is investigated in multiplier phase and frequency mode to achieve fast dynamics at transients. The new tuning circuit uses only the voltage of the switches to detect the phase error and there is no feedback from the load currents. Therefore, the circuit is simple, more reliable and cost effective. The new PLL can be used for both full-bridge and half-bridge topologies while the sequential circuit difference must be taken in consideration.
